Monday, April 24, 2017

Large-Area CVD-Grown Sub-2 V ReS2 Transistors and Logic Gates

TOC Graphic

Nano Letters
DOI: 10.1021/acs.nanolett.7b00315


from Nano Letters: Latest Articles (ACS Publications) http://ift.tt/2pYfKIR
via IFTTT
Posted by at

No comments:

Post a Comment

Subscribe to: Post Comments (Atom)